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2 The goals of this project were to develop the technologies necessary to implement a new, noncontacting infrared sensing element. As described in our proposal, the sensing element is to be suspended in tension with electrostatic forces within a pixel cavity. The creation of this structure has required the development of a number of MEMS fabrication techniques. We have also developed new circuit topologies to interface to the novel sensing structure.
The circuit work focused on two readout methods. The first is a fully non-contacting capacitive readout method. After readout, the sensor is moved in contact with the substrate to quench the detector before the next thermal integration cycle. We also developed a circuit to perform a contacting readout. The readout is performed at the beginning of the quench cycle and must be performed rapidly to acquire the signal before the detector is quenched. Results from both of these efforts are described in the attached papers [ 1, 2] .
A patent application [3] covering the novel aspects of is in process. The claims have been allowed and the patent should issue soon.
In the process development area, our objectives included several major challenges: engineering a reactive ion etching process for composite metal/oxide microstructures with minimum dimensions of 0.5 microns and aspect ratios exceeding 15:1; development of a refill/planarization process utilizing an organic sacrificial material which could be preferentially removed without affecting other structural or electronically active layers; and development of sputtered insulator and IR sensitive material deposition processes compatible with commercially fabricated CMOS integrated circuits. Substantial progress was achieved in all of these areas.
Chief among the engineering challenges was reactive ion etching of the insulating oxides in the CMOS multilevel-metal layers deposited during the IC manufacture. Because the deposition process was not under our control, the etch procedure had to be sufficiently robust to account for manufacturing variations. State-of-the-art etch processes existing at the outset of the program had been developed for three-level-metal interconnect schemes, with a total height of approximately five microns, and a minimum microstructure gap of two microns; thus the etched channel aspect ratio demonstrated at the time was approximately 2.5:1. The electrostatic force requirements of this application required a process using five metal layers, with a total thickness of approximately eight microns. This alone put significant importance on the ability of the etch to drill down through a significant thickness of oxide without undue erosion of the mask, the top level metal layer whose properties were likewise set by the IC manufacturer. See figure below.
After experimenting with various organic materials including waxes, polymers, and resists, an excellent material for refilling the reactively ion etched microstructures was selected: a low viscosity thermosetting epoxy with a zero differential coefficient of thermal expansion (DCTE) relative to silicon, Epo-Tek 330. This material, originally designed for bonding fiber optic components, cures without cracking or outgassing, and was found to be compatible with the microelectronic components and microstructure post-processing steps. Most importantly, the zero DCTE properties ensured minimal induced mechanical stress which other materials introduced into the substrate and microstructures.
Related to the refill process was a technique developed for planarizing the sacrificial material. This was necessary owing to subsequent deposition of insulating and IR sensitive thin films. Our initial plan was to employ optically flat glass substrates in contact with the epoxy, followed by a sacrificial etch of the glass. This proved to be problematic as the hydrofluoric acid, required for dissolution of the glass, would also attack the insulating oxide in the composite microstructures.The long time required for glass etching, combined with large manufacturing tolerances in the glass thickness which translated into variable etch times precluded the success of this approach. An alternative method utilizing optically flat crystals of salt, NaCl, was developed. Although somewhat fragile, the salt crystals were successfully employed to planarize the epoxy film; dissolution was performed in warm water rather than hydrofluoric acid, which would occur in seconds rather than hours. The micrograph below illustrates micron-scale gaps filled and planarized using the process developed under this program.
Processes for sputtering thin films of silicon nitride and IR sensitive silicon films were also developed. A common difficulty with sputtered insulating films is a high pinhole density, which leads to electrical shorts between the conducting films under and on top of the insulator. (The micrograph shows a pinhole typical of those encountered with insulator sputtering.) Pinhole density was reduced to acceptable levels by performing the deposition at an elevated temperature.
The technology developed here was applied to a new class of acoustic transducer, a magnetically coupled sensor/actuator pair designed for use in a phased array ultrasound imager. These transducers have significant advantages over piezoelectric and electrostatic approaches; chief among these are a low characteristic impedance suitable for interfacing with low-power integrated circuits. A micrograph of a prototype structure fabricated using our processes is shown below.
Introduction represented in Fig. 1 .
In thermal imaging, using uncooled rather than cooled _rq Blocks BI and B2 are included within each pixel circuit. technology have helped to create a new kind of bolometer A low noise constant voltage circuit is interfaced to the that can be moved and brought into contact with the substrate [2] . This feature permits a new kind of readout bolometer as shown in block Ba of Fig. 1 . The Detector scheme wherein the resistance of the detector quenched to current, It, which is a measure of detector resistance, is the substrate serves as a baseline for measuring resistance given to the block B2 as the input. The offset correction is change due to absorption of IR radiation. The detector is achieved by a new IR detector readout method called first allowed to absorb the incident radiation, and the switched current memory detector offset removal. resistance is measured and stored. The detector is then During the post energy absorption phase 4u1, quenched to the substrate, followed again by readout, and
this value is subtracted from the previous one to obtain a ibol = Ira = R + AR measure of the resistance change of the detector.
The resistance is found by applying a constant voltage where R, is the detector resistance when quenched, and across the detector. The resulting current is a measure of ARheai, is the resistance change due to a temperature rise of the resistance [4] . In this paper, a new baseline the detector following the absorption of the IR radiation.
Switch S2 is closed during this phase, allowing I1a to be feedback ensures a voltage drop of (VI-V2) across the stored on the gate-source capacitor of the diode-connected detector. MOSFET MI. The detector is then quenched to the Accuracy in the subtraction of currents is affected by substrate temperature via a movable MEMS structure.
several non-idealities in the circuit. These include the In the post quench phase, 42, a readout is performed, charge injection of switch S1, channel length modulation where of Ml, gate leakage current of Ml during the storage bV (2)period, and noise contributed by several MOSFETs in the IboJ = IJq (2) circuit.
Rq
The charge injection of switch S I changes V., and the value of the stored current, I,' The effect of charge and switch S3 is opened so that a subtraction between Irq injection is suppressed by the addition of dummy switches and stored Ira,is performed. The difference current, AlouI, with complementary clocking on either sides of SI, Vb, s x AR?,he maximizing the capacitance at the gate of MI [7] , and the
Aou, =ra -Irq
(3) addition of I1,f as mentioned earlier.
Rq
Another source of error is due to the channel length is a measure of resistance change, arising from this modulation of MI. The finite output impedance of M I is subtraction is then integrated over the reset integrator as a source of error as the drain Voltage (Vd,,M1) is different shown in block B3.
in two readout phases. This effect is minimized by Blocks 1 and 2 are implemented as shown in Fig 2. This keeping the output integrator bias close to the Vd, or Vgs is done to satisfy low noise, low area, and low power of MI in phase 401. Also a cascode transistor Mcwcode is requirements for a pixel circuit, introduced to reduce the variation ofVd,,MI. This circuit will be integrated with an on-chip sensor in Gate leakage current of M I introduces an error Al,, in every pixel, and the reset integrator implemented in a the stored current value 1,a which can be approximately column fashion.
quantified as [6] Circuit Design Issues Previously, 1/f noise was not a significant factor in M2 M5 X calculating the sampled noise components [9] . However, due to high 1/f comer frequencies observed in present day I sub-micron processes [10] and due to low sampling R1 MRet frequencies in this application, I/f noise can be a + V1 M4 M3significant factor. Hence in this paper, a detailed analysis of the contribution of i/f noise on sampled noise is V2 -+-presented. Analysis of thermal noise is similar to the analysis described below and is discussed in detail in [9] . where f 2 is the 1/f comer frequency. Since the circuit is shown in Fig. 3 . The effect of other elements in the circuit meant for imaging applications, the sampling frequency is is combined into the noise current source of M1 (i 0 ).
low(in KHz range) and hence these assumptions are valid Dominant contribution to the noise in AlI,) is by i, since it for this case. adds directly to Al,,t. The switch noise voltage Vm
Using the above assumptions, Figure 5 indicates that the appears across the gate-drain terminals and hence has summation can be approximated by a constant value S(f 1 ). lesser impact on the overall noise in Al. 0 ,. This is obtained by assuming that for frequencies close to Considering noise contributed by MI, the two-sided f, and for frequencies a distance f, away from multiples of power spectral density (PSD) of the voltage across the f., the tails of the other aliased components do not add capacitor due to the noise current of M1 is given by, much to the existing noise PSD value.
S,(f)=
where,
2 CoxWL f The baseline correction cancels out the noise at DC and at multiple frequencies of f,. The above approximation breaks down when f, << fs, as the summation of the PSD results tend to appear concave. The approximation is also not valid when fs is of the same magnitude as fl.
an

F2
Therefore, Ss 1 ,,(t) can be written as technique. Hence, it has been neglected and thd resulting where mT is the fraction of time for which the output PSD of Vn is shown in Figure 4 .By sampling the noise current is ted to the ontput voltage at a frequency (fQ) much lower than the 1/f comer current is connected to the integrator. frequency, significant aliasing of the high frequency Similarly, the thermal component of the output noise components is observed. As shown in [8] , the PSD of the current is found as in [3] , sample-and-held noise voltage S where Sn(f), the direct thermal noise component, is given Ts ---------KHz, f 2 = 200 KHz, and f 1 =100 Hz, T approaching 1, and -gm=--0.5 [ANV, the sampled flicker noise is 0.1 pA and the 22,,, sampled thermal noise is 50pA. The contribution of direct noise sources is much lower and therefore not included. The entire readout architecture with the feedback regulated constant voltage detector bias, baseline and offset correction circuit, and integrator has been simulated -1.8 using the 0.35 Rm TSMC design kit for Cadence. In Figure 9 , the layout of the pixel circuit along with the supporting structure for the MEMS temperature sensor is shown. Figure 9 . Layout of unit cell with pixel frame and readout 64.
circuit
[8] R. Gregorian and G. C. Temes, Analog MOS 1. INTRODUCTION the position of the detector with respect to the substrate after the final release etch in case the array is subjected to A microbolometer operates on the principle that unusually fast movements when power is not applied. infrared radiation incident on the surface of the infrared sensor causes a change in its temperature. This
Readout of the detector requires sensing of the temperature change gives rise to a change in the sensor resistance change of the levitated sensor. In order to fully resistance proportionate to the temperature coefficient of exploit the levitated sensor architecture, a non-contact resistance (TCR) of the sensor material. Thus, the change readout scheme has been developed, which uses in the resistance of the sensor provides a useful measure capacitive coupling instead of a DC contact with the of the incident infrared power.
suspended platform to sense the changes in sensor resistance. The advantages of this approach are: Although in recent times, uncooled microbolometer 1) The detector temperature is not disturbed by thermal arrays have seen tremendous progress with several stateconduction losses with the electrodes during readout. of-the-art arrays exhibiting noise equivalent temperature
2) It simplifies the detector platform fabrication by differences (NETD) less than 100 mK, they have avoiding structures to accomplish direct DC contact with sensitivity limitations related to thermal conduction losses the detector. via contact legs between the detector and the readout circuitry. In order to overcome these limitations, a long Actual implementation of the capacitive coupling wavelength infrared detector that is completely isolated readout technique involves the use of a CRC series circuit from the substrate during energy absorption has been formed by the electrode vacuum gaps and the detector developed by combining MEMS fabrication techniques resistance as shown in Fig. l(b) . The detector is the and basic electrostatic field concepts [1] . Since the topmost layer consisting of a layer of infrared sensitive detector element is levitated in a cavity above the material (a-Si or vanadium oxide, VO,) over a layer of substrate using electrostatic forces, the thermal losses are silicon nitride. 
SVdclevel
In the proposed readout circuit, the CRC series circuit is used as the passive network that governs the output frequency in an oscillator. R.,, a resistor implemented Figure 2 . Oscillator with the CRC series circuit as the using a MOS transistor and Cpa provide the required passive frequency selective network in the feedback loop phase shift and biasing.
Any change in the output of a differential amplifier. frequency of the oscillator provides a direct indication of the change in the resistance of the detector and thus, the Since the differential amplifier is used in non-inverting change in incident infrared power. The change in mode, in order to satisfy the second Barkhausen's temperature caused by a change in the amount of infrared criterion for oscillation, we have power incident on the sensor, is related to a change in the detector resistance by the following equation [2] . bolometer, the value of (Rd -&,,) is approximately 20 for Solving Eqn. (7), the frequency of oscillation in radians is a 10mK change in temperature and a detector resistance given by of 23KQ. From Fig. 2 oscillation and its harmonics [5] . These sidebands are par mos referred to as phase noise and arise from narrow band where gm is the transconductance and r, is the output phase modulation of the oscillator output (carrier) by resistance of the specified transistors [3] . From Eqn (10), noise. The random phase leads or lags induced by phase we know that since the gain of the amplifier depends on noise result in a deviation in the frequency of oscillation gi, it also depends on Itail. In order to minimize the power in order to compensate for the phase shifts and to supply sensitivity of the tail current, a supply-insensitive maintain stable oscillations. self-biased or bootstrap current reference [4] shown in Fig.3 is used to derive the required tail current.
It is important to measure the frequency deviation caused by phase noise in the oscillator output in order to [5, 6] .
Re circuit in Pcarrier Fig. 2 where PssB(fO+ fm,, Hz) is the single sideband power at an . S offset fm from the oscillation frequency, f, in a 1Hz ci Startup -.
bandwidth, and Pearer is the total power under the circuit oscillator spectrum. 0 pk is the peak phase deviation in Figure 3 . Self-biased current source along with start up radians (equal to the narrowband modulation index) given circuit to set the tail current for the oscillator in Fig.2 .
by fpk/fm ,where, fpk is the peak frequency deviation in Hz For small values of modulation index (<<1), as is the case Except for the effects of fitite output resistance of the with random phase noise, only the carrier and first upper transistors, the generated bias current is independent of and lower sidebands are significantly high in energy [6] . the power supply.
Hence, the ratio of the amplitude of either single sideband -20log, ( which is a zero current state, and depending on past 79 MHz and a peak-to-peak value of 250 mV as shown in Figure 6 . Phase noise spectrum of the oscillator. Fig. 4 . The variations of the oscillator output frequency
The overall performance specifications achieved by with respect to changes in detector resistance are plotted the oscillator readout circuit are summarized in Table 1 . in Fig. 5 .
The pixel size in the designed infrared focal plane array oscillator also has an output buffer to prevent the bonding-pad capacitance from loading the oscillator .
• lOOm circuit.
•"0.00 The phase noise plot of the circuit is shown in Fig. 6 . Ambient circuit temperature 27 0 C From Eqn (16) and the phase noise simulations, a rms frequency deviation of 282 Hz is observed in the band of interest around the fundamental oscillation frequency due 5. CONCLUSIONS to phase noise. Based on the parameters obtained from detector characterization and the value of total rms A readout circuit that fully supports the low thermal frequency deviation, a NETD of less than 20mK is conduction loss, high sensitivity objective of the levitated calculated.
infrared sensor has been presented. From Eqn. (8), we know that the oscillation frequency has an inverse square root dependence on the detector resistance.
This circuit can be used effectively to measure changes in the detector resistance due to changes in the incident infrared power by monitoring the corresponding output frequency of the oscillator or in other words, by counting
